SHiP
2011pp. 430–441
Citations Over TimeTop 10% of 2011 papers
Abstract
The shared last-level caches in CMPs play an important role in improving application performance and reducing off-chip memory bandwidth requirements. In order to use LLCs more efficiently, recent research has shown that changing the re-reference prediction on cache insertions and cache hits can significantly improve cache performance. A fundamental challenge, however, is how to best predict the re-reference pattern of an incoming cache line.
Related Papers
- → Write-Light Cache for Energy Harvesting Systems(2023)20 cited
- → Annex cache: a cache assist to implement selective caching(1999)2 cited
- → Utilization of cache area in on-chip multiprocessor(2000)
- Power Efficient Last Level Cache for Chip Multiprocessors(2013)