DWC
Citations Over TimeTop 10% of 2014 papers
Abstract
Phase change memory (PCM) is promising to become an alternative main memory thanks to its better scalability and lower leakage than DRAM. However, the long write latency of PCM puts it at a severe disadvantage against DRAM. In this paper, we propose a Dynamic Write Consolidation (DWC) scheme to improve PCM memory system performance while reducing energy consumption. This paper is motivated by the observation that a large fraction of a cache line being written back to memory is not actually modified. DWC exploits the unnecessary burst writes of unmodified data to consolidate multiple writes targeting the same row into one write. By doing so, DWC enables multiple writes to be send within one. DWC incurs low implementation overhead and shows significant efficiency. The evaluation results show that DWC achieves up to 35.7% performance improvement, and 17.9% on average. The effective write latency are reduced by up to 27.7%, and 16.0% on average. Moreover, DWC reduces the energy consumption by up to 35.3%, and 13.9% on average.
Related Papers
- A 31ns random cycle VCAT-based 4F 2 DRAM with enhanced cell efficiency(2009)
- → Laser Scanning Localization Technique for Fast Analysis of High Speed DRAM Devices(2008)1 cited
- → Texas Instruments' 4 Mb DRAM-a new, faster generation of DRAM(2002)
- → Test Instrumentation for a Laser Scanning Localization Technique for Analysis of High Speed DRAM devices(2008)
- → TSV Interface for DRAM(2013)