Robust IP watermarking methodologies for physical design

Citations Over TimeTop 10% of 1998 papers

Abstract

Increasingly popular reuse-based design paradigms create a pressing need for authorship enforcement techniques that protect the intellectual property rights of designers. We develop the first intellectual property protection protocols for embedding design watermarks at the physical design level. We demonstrate that these protocols are tarnsparent with respect to existing industrial tools and design flows, and that they can embed watermarks into real-world industrial designs with very low implementation overhead (as measured by such standard metrics as wirelength, layout area, number of vias, routing congestion and CPU time). On several industrial test cases, we obtain extremely strong, tamper-resistant proofs of authorship for placement and routing solutions.

Related Papers

• → A robust color video watermarking scheme based on hybrid embedding techniques(2015)70 cited
• → A Time-constrained Watermarking Technique on FPGA(2012)3 cited
• → Performance Evaluation for Watermarking Techniques(2010)1 cited
• → Focus on What is Needed: Area and Power Efficient FPGAs Using Turn-Restricted Switch Boxes(2019)1 cited
• → A Lattice-Based Embedding Method for Reversible Audio Watermarking(2022)