Packet Transactions
2016pp. 15–28
Citations Over TimeTop 1% of 2016 papers
Anirudh Sivaraman, Alvin Cheung, Mihai Budiu, Changhoon Kim, Mohammad Alizadeh, Hari Balakrishnan, George Varghese, Nick McKeown, Steve Licking
Abstract
Many algorithms for congestion control, scheduling, network measurement, active queue management, and traffic engineering require custom processing of packets in the data plane of a network switch. To run at line rate, these data-plane algorithms must be implemented in hardware. With today's switch hardware, algorithms cannot be changed, nor new algorithms installed, after a switch has been built.
Related Papers
- → AccelSDP: A Reconfigurable Accelerator for Software Data Plane Based on FPGA SmartNIC(2021)4 cited
- → Controlled Queue Management in Software-Defined Networks(2015)3 cited
- → Building a Flexible and Scalable Virtual Hardware Data Plane(2012)3 cited
- → Software Data Plane and Flow Switching Plane Separation in Next-Generation Router Architecture(2015)1 cited
- Instruction based Packet Processing Scheme for Programmable SDN Data Plane(2016)