Programming Heterogeneous Systems from an Image Processing DSL

Citations Over TimeTop 10% of 2017 papers

Abstract

Specialized image processing accelerators are necessary to deliver the performance and energy efficiency required by important applications in computer vision, computational photography, and augmented reality. But creating, “programming,” and integrating this hardware into a hardware/software system is difficult. We address this problem by extending the image processing language Halide so users can specify which portions of their applications should become hardware accelerators, and then we provide a compiler that uses this code to automatically create the accelerator along with the “glue” code needed for the user’s application to access this hardware. Starting with Halide not only provides a very high-level functional description of the hardware but also allows our compiler to generate a complete software application, which accesses the hardware for acceleration when appropriate. Our system also provides high-level semantics to explore different mappings of applications to a heterogeneous system, including the flexibility of being able to change the throughput rate of the generated hardware. We demonstrate our approach by mapping applications to a commercial Xilinx Zynq system. Using its FPGA with two low-power ARM cores, our design achieves up to 6× higher performance and 38× lower energy compared to the quad-core ARM CPU on an NVIDIA Tegra K1, and 3.5× higher performance with 12× lower energy compared to the K1’s 192-core GPU.

Related Papers

• → A Multimedia Tool for Teaching Reconfigurable Computing(2009)5 cited
• → Optimizing Resources of an FPGA-based Smart Camera Architecture(2007)4 cited
• → Mapping of partial reconfigurable data flows to Xilinx FPGAs(2005)1 cited
• → Optically reconfigurable FPGAs: Is this a future trend?(1996)9 cited
• → PRMC: a multicontext FPGA with partially reconfigurable logic planes(2004)