Wattch

Citations Over TimeTop 1% of 2000 papers

Abstract

Power dissipation and thermal issues are increasingly significant in modern processors. As a result, it is crucial that power/performance tradeoffs be made more visible to chip architects and even compiler writers, in addition to circuit designers. Most existing power analysis tools achieve high accuracy by calculating power estimates for designs only after layout or floorplanning are complete. In addition to being available only late in the design process, such tools are often quite slow, which compounds the difficulty of running them for a large space of design possibilities.This paper presents Wattch, a framework for analyzing and optimizing microprocessor power dissipation at the architecture-level. Wattch is 1000X or more faster than existing layout-level power tools, and yet maintains accuracy within 10% of their estimates as verified using industry tools on leading-edge designs. This paper presents several validations of Wattch's accuracy. In addition, we present three examples that demonstrate how architects or compiler writers might use Wattch to evaluate power consumption in their design process.We see Wattch as a complement to existing lower-level tools; it allows architects to explore and cull the design space early on, using faster, higher-level tools. It also opens up the field of power-efficient computing to a wider range of researchers by providing a power evaluation methodology within the portable and familiar SimpleScalar framework.

Related Papers

• → Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis(2006)30 cited
• → Microarchitecture Design Space Exploration via Pareto-Driven Active Learning(2023)11 cited
• → BSSE: Design Space Exploration on the BOOM With Semi-Supervised Learning(2024)6 cited
• → Temperature-Aware Floorplanning of Microarchitecture Blocks with IPC-Power Dependence Modeling and Transient Analysis(2006)1 cited
• → Comparing simulation techniques for microarchitecture-aware floorplanning(2006)2 cited