Energy characterization of a tiled architecture processor with on-chip networks
2003pp. 424–424
Citations Over TimeTop 10% of 2003 papers
Abstract
Tiled architectures provide a paradigm for designers to turn silicon resources into processors with burgeoning quantities of programmable functional units and memories. The architecture has a dual responsibility: first, it must expose these resources in a way that is programmable. Second, it needs to manage the power associated with such resources.We present the power management facilities of the 16-tile Raw microprocessor. This design selectively turns on and off 48 SRAM macros, 96 functional unit clusters, 32 fetch units, and over 250 unique processor pipeline stages, all according to the needs of the computation and environment at hand.
Related Papers
- → Reliable Self-assembly by Self-triggered Activation of Enveloped DNA Tiles(2013)9 cited
- → A Simple and Efficient Method for Ceramic Tile Surface Defects Detection(2007)22 cited
- → Errors in DNA Self-Assembly by Synthesized Tile Sets(2009)2 cited
- DEVELOPMENT OF A KIND OF CERAMIC TILE WITH SIMILAR DEVITRIFIED GLASS PLANE(2001)