The ETROC Project: Precision Timing ASIC Development for LGAD-based CMS Endcap Timing Layer (ETL) Upgrade

Citations Over Time

Abstract

The ETROC (Endcap Timing Readout Chip) is being developed for the LGAD-based CMS Endcap Timing Layer (ETL) at HL-LHC. The ETL on each side of the interaction region will be instrumented with a two-disk system of MIP-sensitive LGAD silicon devices to be read out by ETROCs for precision timing measurement with down to 30 ps timing resolution. The ETROC is designed to handle a 16 x 16 pixel cell matrix, with each pixel cell being 1.3 mm x 1.3 mm to match the LGAD sensor pixel size. Approximately 15% of the sensors near the highest eta region will experience hadron fluence above 1e15 neq/cm² towards end of operation of HL-LHC, resulting in small signal amplitude with LGAD gain reduced to around 10. For this reason, the front-end design for preamplifier and discriminator has been specifically optimized for the reduced LGAD signals, with enough flexibilities to meet the ETL specific needs for time resolution, power budget and radiation profile.

Related Papers

• → The VeloPix ASIC(2017)23 cited
• → Tracking detectors for the sLHC, the LHC upgrade(2005)30 cited
• → ATLAS IBL Pixel Upgrade(2011)2 cited
• ALICE TPC Upgrade Activities for LHC Run 3 and Beyond: "SAMPA ASIC Tests with GEM Detector Prototype"(2015)
• An ASIC Design for PMT Front-end Readout(2011)