Power and Chip-Area Aware Network-on-Chip Modeling for System on Chip Simulation

Abstract

In this paper, a Flexible And Accurate Network-On-chip Simulator (FAANOS) is introduced. NoC is a critical structure for system-on-chip design. We discuss the structure of its various components by presenting their details. We also provide an analytical methodology that employs the micro-architectur

Related Papers

• → Energy Model of Networks-on-Chip and a Bus(2005)73 cited
• → Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture(2016)7 cited
• → Simulation of synchronous network-on-chip router for system-on-chip communication(2012)4 cited
• → Target NoC Platform(2013)3 cited
• System Level Modeling of Network-on-Chip Based on System C(2007)