Requirements for and Design of a Processor with Predictable Timing
DROPS (Schloss Dagstuhl – Leibniz Center for Informatics)2004pp. 0
Citations Over TimeTop 24% of 2004 papers
Abstract
This paper introduces a set of design principles that aim to make processor architectures amenable to static timing analysis. Based on these principles, we give a design of a hard real-time processor with predictable timing, which is simultaneously capable of reaching respectable performance levels. The design principles we identify are recoverability from information loss in the analysis, minimal variation of the instruction timing, non-interference between processor components, deterministic processor behavior, and comprehensive documentation. The principles are based on our experience and that of other researchers in building timing analysis tools for existing processors.
Related Papers
- → The worst-case execution-time problem—overview of methods and survey of tools(2008)1,819 cited
- → Performance analysis of embedded software using implicit path enumeration(1995)405 cited
- → Timing anomalies in dynamically scheduled microprocessors(2003)335 cited
- → Cache modeling for real-time software: beyond direct mapped instruction caches(2002)220 cited
- → Integrating the timing analysis of pipelining and instruction caching(2002)168 cited