Design of Low-Cost Reliable and Fault-Tolerant 32-Bit One Instruction Core for Multi-Core Systems

Citations Over TimeTop 19% of 2022 papers

Abstract

Billions of transistors on a chip have led to integration of many cores leading to many challenges such as increased power dissipation, thermal dissipation, occurrence of faults in the circuits, and reliability issues. Existing approaches explore the usage of redundancy-based solutions for fault tolerance at core level, thread level, micro-architectural level, and software level. Core-level techniques improve the lifetime reliability of multi-core systems with asymmetric cores (large and small cores), which have gained momentum and focus among a large number of researchers. Based on the above implications, multi-core system using one instruction cores (MCS-OIC) factoring its features are proposed in this chapter. The MCS-OIC is an asymmetric multi-core architecture with MIPS core as the conventional core and OICs as the warm standby-redundant core. OIC executes only one instruction named ‘subleq _ subtract if less than or equal to zero’. When there is one of the functional units (i.e., ALU) of any conventional core fails, the opcode of the instruction is sent to the OIC. The OIC decodes the instruction opcode and emulates the faulty instruction by repeated execution of the ‘subleq’ instruction, thus providing fault tolerance. To evaluate the idea, the OIC is synthesized using ASIC and FPGA. Performance implications due to OICs at instruction and application level are evaluated. Yield analysis is estimated for various configurations of multi-core system using OICs.

Related Papers

• → Accelerating BWA Aligner Using Multistage Data Parallelization on Multicore and Manycore Architectures(2016)8 cited
• → Fault Tolerance in FPGA Architecture Using Hardware Controller - A Design Approach(2009)2 cited
• Parallel massive mining of sequential patterns based on multi-core processors(2012)
• → A Real-Time Fault-Tolerant and Power-Efficient Multicore System on Chip(2019)1 cited
• → Exploring opportunities to improve the performance of a reconfigurable instruction set processor(2007)2 cited