Performance Analysis of HPC Applications on Low-Power Embedded Platforms
Design, Automation & Test in Europe Conference & Exhibition (DATE), 20132013pp. 475–480
Citations Over TimeTop 12% of 2013 papers
Luka Stanisic, Brice Videau, Johan Cronsioe, Augustin Degomme, Vania Marangozova‐Martin, Arnaud Legrand, Jean‐François Méhaut
Abstract
This paper presents performance evaluation and analysis of well-known HPC applications and benchmarks running on low-power embedded platforms. The performance to power consumption ratios are compared to classical x86 systems. Scalability studies have been conducted on the Mont-Blanc Tibidabo cluster.We have also investigated optimization opportunities and pitfalls induced by the use of these new platforms, and proposed optimization strategies based on auto-tuning.
Related Papers
- → Larrabee: A Many-Core x86 Architecture for Visual Computing(2009)166 cited
- → High Performance X86 Emulation IO Architecture on Heterogeneous Processor Platform(2010)
- Multi-level Structure Abstract and Description of Supercomputer(2008)
- → “Bobcat” AMD's new low power x86 core architecture(2010)
- → CALVIS: Educational Tool in Learning Intel x86-32 Instruction Set Architecture(2017)