FLINT: Layout-Oriented FPGA-Based Methodology for Fault Tolerant ASIC Design

Citations Over TimeTop 21% of 2015 papers

Abstract

Research of efficient fault tolerance techniques for digital systems requires insight into the fault propagation mechanism inside the ASIC design. Radiation, high temperature, or charge sharing effects in ultra-deep submicron technologies influence fault generation and propagation dependent on die location. The proposed methodology links efficient fault injection to fault propagation in the floorplan view of a standard cell ASIC. This is achieved by instrumentation of the gate netlist after place&route, emulation in an FPGA system and experiment control via interactive user interface. Further, automated fault injection campaigns allow exhaustive fault tolerance evaluations taking single faults as well as adjacent cell faults into account. The proposed methodology can be used to identify vulnerable cell nodes in the design and allow the classification of placement strategies of fault tolerant ASIC designs.

Related Papers

• → Statistical fault injection for impact-evaluation of timing errors on application performance(2016)15 cited
• → A floorplan-aware interactive tool flow for NoC design and synthesis(2009)10 cited
• → A netlist-level fault-injection tool for FPGAs(2015)8 cited
• → Study of the effects of SET induced faults on submicron technologies(2011)3 cited
• A Group-Based Timing-Driven Floorplan Method(2005)