Gate‐level body biasing technique for high‐speed sub‐threshold CMOS logic gates

Citations Over TimeTop 10% of 2012 papers

Abstract

An efficient technique for designing high‐performance logic circuits operating in sub‐threshold region is proposed. A simple gate‐level body biasing circuit is exploited to change dynamically the threshold voltage of transistors on the basis of the gate status. Such an auxiliary circuit prepares the logic gate for fast switching while maintaining energy efficiency. If 200 aJ is the target total energy per operation consumption, a two input NAND (NOR) gate designed as described here shows a delay reduction between 20% (16%) and 40% (48%), with respect to previously proposed sub‐threshold approaches. Copyright 2012 John Wiley & Sons, Ltd.

Related Papers

• → Gate‐level body biasing technique for high‐speed sub‐threshold CMOS logic gates(2012)51 cited
• → High frequency CNTFET-based logic gate(2015)4 cited
• → Performance Evaluation of a Low Energy Universal Gate for VLSI with 16nm Technology(2022)2 cited
• Method of Designing the Simplest Logic Circuits with NOR Gates(2006)
• Study on the Circuit of 3 Value NAND Gate and Four State Gate(2003)