Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics
Citations Over TimeTop 10% of 2011 papers
Abstract
Abstract This paper presents two new efficient ternary Full Adder cells for nanoelectronics. These CNTFET-based ternary Full Adders are designed based on the unique characteristics of the CNTFET device, such as the capability of setting the desired threshold voltages by adopting proper diameters for the nanotubes as well as the same carrier mobilities for the N-type and P-type devices. These characteristics of CNTFETs make them very suitable for designing high-performance multiple- V th structures. The proposed structures reduce the number of the transistors considerably and have very high driving capability. The presented ternary Full Adders are simulated using Synopsys HSPICE with 32 nm CNTFET technology to evaluate their performance and to confirm their correct operation.
Related Papers
- → A comparative study on adders(2017)62 cited
- → Efficient design of approximate adders for FPGAs(2023)1 cited
- Nanoelectronics and Nanoelectronic Devices(2010)
- Nano-science & Technology and Nanoelectronics(2004)
- → Design of an Accuracy Enhanced Imprecise Adder with Half Adder-based Approximation(2021)