Integer‐ N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector

Citations Over TimeTop 20% of 2019 papers

Abstract

In this article, a novel design is presented, for an Integer‐ N charge pump phase locked loop (PLL). The design is with a resetless phase frequency detector, and with the differential design of charge pump. The voltage‐controlled oscillator is of current starved type. The proposed PLL is not having any blind zone and is having near‐zero dead zone. When compared to the conventional design, the current mismatch in the charge pump is reduced by 3.21%, and the lock time of the PLL is reduced by 79%. The PLL is intended for 2.4 GHz application, and the obtained lock time is 1.7 μs. The implementation is done with the three‐stage ring oscillator, with divider of modulus as 24, in 180 nm TSMC technology. At 1.8 V supply voltage, the circuit consumes 9.72 mW of power.

Related Papers

• → Integer‐ N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector(2019)27 cited
• → Design of Phase Frequency Detector and Charge Pump for Low Voltage High Frequency PLL(2014)16 cited
• → A Wide Input Range Subsampling Phase Detector in Subsampling Phase Locked Loop(2020)1 cited
• → Comparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology(2015)
• Novel Charge Pump Design for Fast Locking Time PLL(2007)