A general approach to compact threshold voltage formulation based on 2D numerical simulation and experimental correlation for deep-submicron ULSI technology development [CMOS]
IEEE Transactions on Electron Devices2000Vol. 47(1), pp. 214–221
Citations Over TimeTop 10% of 2000 papers
Abstract
A unified compact threshold voltage model is developed, which accounts for the normal and reverse short-channel effects with full range of body- and drain-bias conditions, and has been verified with experimental data down to 0.18 /spl mu/m. The model only has five process-dependent fitting parameters with a simple one-iteration extraction procedure, and can be correlated to process variables for aiding new deep-submicron technology development. The approach to the model formulation is original and general, and can be extended to other key device performance parameters.
Related Papers
- → Full-chip sub-threshold leakage power prediction model for sub-0.18 /spl mu/m CMOS(2002)19 cited
- → Prediction of CMOS APS Design Enabling Maximum Photoresponse for Scalable CMOS Technologies(2004)7 cited
- → Modeling and simulation of CMOS imaging sensor based on Simulink(2011)1 cited
- → An efficient numerical model of CMOS latch-up(1983)12 cited
- → Linear, Noise and Nonlinear HF Models for Advanced CMOS Technology(2006)1 cited