A multi-rate SerDes transceiver for IEEE 1394b applications
2012pp. 316–319
Citations Over Time
Abstract
This paper presents an implementation of multi-rate SerDes transceiver for IEEE 1394b applications. Simple and effective pre-emphasis and equalizer circuits are used at transmitter and receiver, respectively. A phase interpolator based clock and data recovery circuit with optimized linearity is also described. With an on-chip fully integrated phase locked loop, the transceiver works at data rates of 100Mb/s, 400Mb/s and 800Mb/s, supporting three different operating modes of S100b, S400b and S800b for IEEE 1394b. The chip has been fabricated using 0.13μm technology. The die area of transceiver is 2.9*1.6 mm 2 including bonding pads and the total power dissipation is 284 mW with 1.2V and 3.3V supply voltages.
Related Papers
- → A multi-rate SerDes transceiver for IEEE 1394b applications(2012)1 cited
- Multi-Rate SerDes Transceiver for IEEE 1394b Applications(2012)
- → Technology trends in 40-Gbit/s transceivers and devices(2005)
- → A Design And Implementation Of Rtu And Rsu Transceiver For Wll System(1998)
- → Transceiver design(2017)