Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications
Design, Automation, and Test in Europe2005pp. 748–749
Citations Over TimeTop 18% of 2005 papers
Abstract
Instruction level parallelism (ILP) extraction for multicluster VLIW processors is a very hard task. In this paper, we propose a retargetable architecture that can exploit ILP and thread level parallelism jointly, thus allowing an easier parallelism extraction and improving the performance with respect to traditional multicluster VLIW processors.
Related Papers
- → Cluster-level simultaneous multithreading for VLIW processors(2007)7 cited
- → Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications(2005)6 cited
- → Designing Area and Performance Constrained SIMD/VLIW Image Processing Architectures(2005)9 cited
- Simultaneous Multithreading VLIW Processor Architecture(2001)
- → Quantifying the benefits of SPECint distant parallelism in simultaneous multithreading architectures(2003)