Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits
2006pp. 1–6
Citations Over TimeTop 1% of 2006 papers
Abstract
Negative Bias Temperature Instability (NBTI) has become one of the major causes for temporal reliability degradation of nanoscale circuits. In this paper, we analyze the temporal delay degradation of logic circuits due to NBTI. We show that knowing the threshold voltage degradation of a single transistor due to NBTI, one can predict the performance degradation of a circuit with a reasonable degree of accuracy. We also propose a sizing algorithm taking NBTI-affected performance degradation into account to ensure the reliability of nanoscale circuits for a given period of time. Experimental results on several benchmark circuits show that with an average of 8.7% increase in area one can ensure reliable performance of circuits for 10 years.
Related Papers
- → NBTI-aware dual threshold voltage assignment for leakage power reduction(2012)6 cited
- → Negative bias temperature instability “multi-mode” compact model based on threshold voltage and mobility degradation(2011)1 cited
- → Threshold voltage instability of a static RAM under 77-K operation(1984)2 cited
- → A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation(2019)
- → Research on Threshold Voltage Instability in SiC MOSFET Devices with Precision Measurement(2019)