SIMD extension to VLIW multicluster processors for embedded applications
2003pp. 523–526
Abstract
We propose a retargetable architecture, based on a multicluster VLIW processor that can exploit either instruction level parallelism (ILP) or ILP and data level parallelism (DLP) jointly in a SIMD fashion. Simulation results show that performances may increase significantly when the application is compiled for the proposed architecture.
Related Papers
- → Algorithm Parallelism Estimation for Constraining Instruction-Set Synthesis for VLIW Processors(2012)4 cited
- → Multi-objective optimization of a parameterized VLIW architecture(2004)8 cited
- → Application-Driven Optimization of VLIW Architectures: A Hardware-Software Approach(2005)7 cited
- → Designing Area and Performance Constrained SIMD/VLIW Image Processing Architectures(2005)9 cited
- → SIMD extension to VLIW multicluster processors for embedded applications(2003)5 cited