Integrate custom layout with ASIC back-end design flow for high performance datapath design

Citations Over Time

Abstract

A method to integrate custom layout with ASIC back-end flow for high performance datapath design is introduced in this paper. It combines custom physical design techniques with conventional standard-cell based timing-driven back-end design flow. The results of two subchip design cases using this method for datapath circuits and implemented based on Fujitsu 90 nm process are presented, achieving advantages such as high area utilization, good speed, and low power consumption while ensuring timing continuous convergence.

Related Papers

• → Integrate custom layout with ASIC back-end design flow for high performance datapath design(2008)2 cited
• → A Custom-Cell Identification Method for High-Performance Mixed Standard/Custom-Cell Designs(2003)3 cited
• → Practical experiences with standard-cell based datapath design tools. Do we really need regular layouts?(2002)2 cited
• Design for Layout of a IF Receiver Circuit(2001)
• An Overview of CMOS Cell Layout Generation Algorithms(2001)