Parametric Performance Analysis of Synchronous and Asynchronous Heterogeneous Network on Chip
2016Vol. 38, pp. 108–112
Citations Over Time
Abstract
This paper presents a comparison of throughputand end-to-end latency of synchronous and asynchronous heterogeneousNoC under uniform and exponential traffic conditionsusing different parameters. The parameters we have chosen areno. of cores, load (traffic) and no. of VCs of a router. Further, sinkbandwidth analysis of synchronous and asynchronous NoC underuniform traffic was studied and compared. The experimentalresults show that asynchronous NoC offers more bandwidth, highthroughput and low latency than the synchronous NoC for a givenno. of VCs and cores.
Related Papers
- → Input buffer planning for network-on-chip router design(2010)2 cited
- → Parametric Performance Analysis of Synchronous and Asynchronous Heterogeneous Network on Chip(2016)3 cited
- → Design-for-Test of Asynchronous Networks-on-Chip(2006)2 cited
- → Design of Router Supporting Multiply Routing Algorithm for NoC(2014)
- Network-on-chip fault detection and router self-test(2014)