Core-Shell Junctionless Nanotube Tunnel Field Effect Transistor: Design and Sensitivity Analysis for Biosensing Application

Citations Over TimeTop 10% of 2019 papers

Abstract

In this paper, the structure of Core-Shell Junctionless Nanotube Tunnel Field Effect Transistor is proposed and investigated to minimize the fabrication steps and fabrication complexity of the device. The proposed junctionless device is implemented as a biosensor. The core-source metal and shell gate electrode are created using suitable work function. The p-type source region is created by using metal of work function 5.93eV and the shell gate is created by using a metal of work function 4.5eV, over the silicon surface. For biosensing application, a nano cavity is introduced between core-source metal and source region. The device is vertically aligned which provides stability to the biomolecules within the structure. For the investigation of biosensing application, three biomolecules of different dielectric constants, streptavidin (k = 2.1), 3-aminopropyltriethoxysilane (k = 3.57), and protein (k = 8), are used. The performance of the device for biosensing application is analyzed for both neutral and charged biomolecules. To examine the efficiency of the device, various characteristics are studied based on parametric variations, the effect of charged biomolecules, and sensitivity of the device and so on. The motivation behind our work is to design a device having optimum performance attributes without sacrificing the performance parameters of the device such as the ON-state current, subthreshold slope, ION/IOFF ratio, etc.

Related Papers

• → A junctionless tunnel field effect transistor with low subthreshold slope(2013)60 cited
• → Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness(2020)31 cited
• → A simulation study of vertical tunnel field effect transistors(2011)12 cited
• → Metal Drain Double-Gate Tunnel Field Effect Transistor with Underlap: Design and Simulation(2020)11 cited
• Atlas based simulation study of junctionless double gate (DG) tunnel FET(2014)