The CONNECT Network-on-Chip Generator
Computer2015Vol. 48(12), pp. 72–79
Citations Over TimeTop 10% of 2015 papers
Abstract
Efficiently supporting the communication needs of systems on chip with tens to hundreds of interacting modules requires a systematic and flexible network-on-chip (NoC) infrastructure. The freely available CONNECT generator lets users quickly navigate a range of design parameters to produce tailored NoC design instances in Verilog. To date, it has generated nearly 4,000 designs.
Related Papers
- → Energy Model of Networks-on-Chip and a Bus(2005)73 cited
- → Simulation of synchronous network-on-chip router for system-on-chip communication(2012)4 cited
- → Power and Chip-Area Aware Network-on-Chip Modeling for System on Chip Simulation(2014)
- System Level Modeling of Network-on-Chip Based on System C(2007)
- → Architecture Exploration for Performance Improvement of SoC Chip Based on AMBA System(2007)