The IBM Blue Gene/Q Compute Chip
IEEE Micro2011Vol. 32(2), pp. 48–60
Citations Over TimeTop 1% of 2011 papers
R.A. Haring, Martin Ohmacht, Thomas Fox, Michael Gschwind, David Satterfield, Krishnan Sugavanam, P. Coteus, Philip Heidelberger, Matthias A. Blumrich, Robert W. Wisniewski, Alan Gara, George T.‐C. Chiu, Peter Boyle, Norman Chist, Changhoan Kim
Abstract
Blue Gene/Q aims to build a massively parallel high-performance computing system out of power-efficient processor chips, resulting in power-efficient, cost-efficient, and floor-space- efficient systems. Focusing on reliability during design helps with scaling to large systems and lowers the total cost of ownership. This article examines the architecture and design of the Compute chip, which combines processors, memory, and communication functions on a single chip.
Related Papers
- → Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture(2016)7 cited
- → Co-synthesis of a configurable soc platform based on a network on chip architecture(2006)3 cited
- → Chip package-system co-design(2009)8 cited
- → Test System for Digital General-Purpose Integrated Chip(2012)
- → Power and Chip-Area Aware Network-on-Chip Modeling for System on Chip Simulation(2014)