Scaling the Power Wall: A Path to Exascale
Citations Over TimeTop 10% of 2014 papers
Abstract
Modern scientific discovery is driven by an insatiable demand for computing performance. The HPC community is targeting development of supercomputers able to sustain 1 ExaFlops by the year 2020 and power consumption is the primary obstacle to achieving this goal. A combination of architectural improvements, circuit design, and manufacturing technologies must provide over a 20× improvement in energy efficiency. In this paper, we present some of the progress NVIDIA Research is making toward the design of Exascale systems by tailoring features to address the scaling challenges of performance and energy efficiency. We evaluate several architectural concepts for a set of HPC applications demonstrating expected energy efficiency improvements resulting from circuit and packaging innovations such as low-voltage SRAM, low-energy signalling, and on-package memory. Finally, we discuss the scaling of these features with respect to future process technologies and provide power and performance projections for our Exascale research architecture.
Related Papers
- → Trends in supercomputing: The European path to exascale(2010)55 cited
- → Modular Supercomputing and its Role in Europe’s Exascale Computing Strategy(2023)4 cited
- → First Supercomputer Breaks Exascale Barrier, with More Expected Soon(2023)6 cited
- Paving the Road towards Pre-Exascale Supercomputing(2014)
- → Will China attain exascale supercomputing in 2020?(2019)2 cited