XPAND: an efficient test stimulus compression technique
IEEE Transactions on Computers2006Vol. 55(2), pp. 163–173
Citations Over TimeTop 10% of 2006 papers
Abstract
Combinational circuits implemented with exclusive-or gates are used for on-chip generation of deterministic test patterns from compressed seeds. Unlike major test compression techniques, this technique doesn't require test pattern generation with don't cares. Experimental results on industrial designs demonstrate that this new XPAND technique achieves exponential reduction in test data volume and test time compared to traditional scan and significantly outperforms existing test compression tools. The XPAND technique is currently being used by several industrial designs.
Related Papers
- → A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-in Power for Multiple Scan Design(2007)30 cited
- → A novel scan architecture for power-efficient, rapid test(2002)32 cited
- → Sequential circuits with combinational test generation complexity(2002)29 cited
- → A novel scan architecture for power-efficient, rapid test [sequential circuits](2003)6 cited
- → Test data manipulation techniques for energy-frugal, rapid scan test(2003)4 cited