Built-in redundancy analysis for memory yield improvement
Citations Over TimeTop 10% of 2003 papers
Abstract
With the advance of VLSI technology, the capacity and density of memories is rapidly growing. The yield improvement and testing issues have become the most critical challenges for memory manufacturing. Conventionally, redundancies are applied so that the faulty cells can be repairable. Redundancy analysis using external memory testers is becoming inefficient as the chip density continues to grow, especially for the system chip with large embedded memories. This paper presents three redundancy analysis algorithms which can be implemented on-chip. Among them, two are based on the local-bitmap idea: the local repair-most approach is efficient for a general spare architecture, and the local optimization approach has the best repair rate. The essential spare pivoting technique is proposed to reduce the control complexity. Furthermore, a simulator has been developed for evaluating the repair efficiency of different algorithms. It is also used for determining certain important parameters in redundancy design. The redundancy analysis circuit can easily be integrated with the built-in self-test circuit.
Related Papers
- Optimizing Spare Parts Inventory in Shipping Industry(2013)
- → The Storage Optimization of EMU's Spare Parts in High-Speed Railway(2009)1 cited
- → Research on Development of Spare Parts(2018)1 cited
- Configuration Optimizing of Repairable Spare Parts for Mission-Oriented(2005)
- Research on Genetic Algorithm(GA) Based Aircraft Spare Parts Cost Optimization(2007)