Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance

Citations Over TimeTop 10% of 2015 papers

Abstract

Superscalar in-order processors form an interesting alternative to out-of-order processors because of their energy efficiency and lower design complexity. However, despite the reduced design complexity, it is nontrivial to get performance estimates or insight in the application--microarchitecture interaction without running slow, detailed cycle-level simulations, because performance highly depends on the order of instructions within the application’s dynamic instruction stream, as in-order processors stall on interinstruction dependences and functional unit contention. To limit the number of detailed cycle-level simulations needed during design space exploration, we propose a mechanistic analytical performance model that is built from understanding the internal mechanisms of the processor. The mechanistic performance model for superscalar in-order processors is shown to be accurate with an average performance prediction error of 3.2% compared to detailed cycle-accurate simulation using gem5. We also validate the model against hardware, using the ARM Cortex-A8 processor and show that it is accurate within 10% on average. We further demonstrate the usefulness of the model through three case studies: (1) design space exploration, identifying the optimum number of functional units for achieving a given performance target; (2) program--machine interactions, providing insight into microarchitecture bottlenecks; and (3) compiler--architecture interactions, visualizing the impact of compiler optimizations on performance.

Related Papers

• → A first-order superscalar processor model(2004)124 cited
• → An Out-of-order Superscalar Processor With Speculative Execution And Fast, Precise Interrupts(2005)9 cited
• → Comprehensive study of the features, execution steps and microarchitecture of the superscalar processors(2013)5 cited
• → Microarchitecture support for reducing branch penalty in a superscaler processor(2002)
• A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors(2008)