NAPEL
Citations Over TimeTop 1% of 2019 papers
Abstract
The cost of moving data between the memory/storage units and the compute units is a major contributor to the execution time and energy consumption of modern workloads in computing systems. A promising paradigm to alleviate this data movement bottleneck is near-memory computing (NMC), which consists of placing compute units close to the memory/storage units. There is substantial research effort that proposes NMC architectures and identifies workloads that can benefit from NMC. System architects typically use simulation techniques to evaluate the performance and energy consumption of their designs. However, simulation is extremely slow, imposing long times for design space exploration. In order to enable fast early-stage design space exploration of NMC architectures, we need high-level performance and energy models.
Related Papers
- → A memory allocation and assignment method using multi-way partitioning(2004)6 cited
- → Performance per power optimum cache architecture for embedded applications, a design space exploration(2011)3 cited
- → Microarchitecture of HaL's memory management unit(2002)9 cited
- → Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture(2009)3 cited
- → Optimal Periodical Memory Allocation for Logic-in-Memory Image Processors(2006)2 cited