Testing and Diagnosing Dynamic Reconfigurable FPGA

Citations Over Time

Abstract

Dynamic reconfigurable field‐programmable logic arrays (FPGAs) are receiving notable attention because of their much shorter reconfiguration time as compared with traditional FPGAs. The short reconfiguration time is vital to applications such as reconfigurable computing and emulation. We show in this paper that testing and diagnosis of the FPGA also can take advantage of its dynamic reconfigurability. We first propose an efficient methodology for testing the interconnects of the FPGA, then present several universal test and diagnosis approaches which cover all functional units of the FPGA. Experimental results show that our approach significantly reduces the testing time, without additional cost for diagnosis.

Related Papers

• → Measuring the effort of a reconfiguration process(2008)13 cited
• → Measuring the effort of a reconfiguration processes(2008)8 cited
• → Array partitioning: a methodology for reconfigurability and reconfiguration problems(2003)6 cited
• → Research on Measure Method for Reconfigurability(2013)
• → Reconfiguration of Orthogonal Arrays by Front Deletion(1988)