COREA: Delay- and Energy-Efficient Approximate Adder Using Effective Carry Speculation
Citations Over Time
Abstract
This paper presents a delay- and energy-efficient approximate adder design exploiting an effective carry speculation scheme with error reduction. The proposed scheme reduces the delay and improves the energy efficiency without any significant accuracy degradation by effectively adding the predicted carry input using the OR operation. Additionally, the error reduction technique improves the overall computation accuracy at the expense of a few logic gates. As a result, the proposed adder achieves 3.84- and 7.79-times greater energy and energy-delay product (EDP) efficiencies than the traditional adder when implemented in 65-nm CMOS technology. In particular, when jointly analyzed with hardware accuracy, our design attains 69% and 70% reductions of the energy- and EDP-normalized mean error distance (NMED) products, respectively, compared to the other approximate adders under consideration. Furthermore, the proposed adder’s efficacy over the existing adders is demonstrated by adopting it in a machine learning application.
Related Papers
- → Carry-Select Adder(1962)388 cited
- → An improved 32-bit carry-lookahead adder with Conditional Carry-Selection(2009)8 cited
- → A fast carry chain adder using Instantiation design entry on Virtex-5 FPGA(2016)4 cited
- Design of Area Efficient Modified Carry Select Adder(2012)
- On fast carry select adders(1992)