Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder
IEEE Journal of Solid-State Circuits1988Vol. 23(1), pp. 208–215
Citations Over Time
Abstract
The adder is intended to be used as a building block in the design of more complex circuits and systems using very large scale integration (VLSI). An efficient approach to error detection has been selected through extensive comparisons of several methods that use hardware, time, and hybrid redundancy. Simulation and analysis results are presented to illustrate the adder's timing characteristics, hardware requirements, and error-detection capabilities. One novel feature of the analysis is the introduction of error latency as a means of comparing the error-detection capabilities of several alternative approaches.>
Related Papers
- → A comparative study on adders(2017)62 cited
- → Efficient design of approximate adders for FPGAs(2023)1 cited
- → Low Power High Speed based Various Adder Architectures using SPST(2016)3 cited
- → Area Efficient Approximate Constant-or Adder(2021)
- → Design of an Accuracy Enhanced Imprecise Adder with Half Adder-based Approximation(2021)