0 references
Enhanced interleaved multithreaded multiprocessors and their performance analysis
2004Vol. 3, pp. 7–15
Abstract
In interleaved multithreading, the thread changes in each processor cycle, consecutive instructions are issued from different threads, and no data dependencies can stall the pipeline. Enhanced interleaved multithreading maintains a number of additional threads which are used to replace an active thread when it initiates a long-latency operation. Instruction issuing slots, which are lost in pure interleaved multithreading are thus used by instructions from the new thread. The paper studies performance improvements due to enhanced multithreading by analyzing a timed Petri net model of an enhanced multithreaded architecture at the instruction execution level.
Related Papers
- → Fairness and Throughput in Switch on Event Multithreading(2006)56 cited
- → Fairness enforcement in switch on event multithreading(2007)36 cited
- → Helper threads via virtual multithreading(2004)17 cited
- → Modeling and Analysis of Dual Block Multithreading(2004)
- → Enhanced interleaved multithreaded multiprocessors and their performance analysis(2004)