Fairness and Throughput in Switch on Event Multithreading
Citations Over TimeTop 10% of 2006 papers
Abstract
The need to reduce power and complexity will increase the interest in switch on event multithreading (coarse grained multithreading). Switch on event multithreading is a low power and low complexity mechanism to improve processor throughput by switching threads on execution stalls. Fairness may, however, become a problem in a multithreaded processor. Unless fairness is properly handled, some threads may starve while others consume all of the processor cycles. Heuristics that were devised in order to improve fairness in simultaneous multithreading are not applicable to switch on event multithreading. This paper defines the fairness metric using the ratio of the individual threads' speedups, and shows how it can be enforced in switch on event multithreading. Fairness is controlled by forcing additional thread switch points. These switch points are determined dynamically by runtime estimation of the single threaded performance of each of the individual threads. We analyze the impact of the fairness enforcement mechanism on throughput. We present simulation results of the performance of switch on event multithreading. Switch on event multithreading achieves an average speedup over single thread of 24% when no fairness is enforced. In this case, over a third of our runs achieved poor fairness in which one thread ran extremely slowly (10 to 100 times slower than its single thread performance) while the other thread's performance was hardly affected. By using the proposed mechanism we can guarantee fairness of 1/4, 1/2 and 1 for a small performance loss of 2.2%, 3.7% and 7.2% respectively
Related Papers
- → Fairness and Throughput in Switch on Event Multithreading(2006)56 cited
- → Fairness enforcement in switch on event multithreading(2007)36 cited
- → An Adaptive Thread Partitioning Approach in Speculative Multithreading(2020)1 cited
- → Evaluation of a speculative multithreading compiler by characterizing program dependences(2005)
- → Enhanced interleaved multithreaded multiprocessors and their performance analysis(2004)