Timing-Aware Diagnosis for Small Delay Defects

Citations Over Time

Abstract

As semiconductor technologies progress, testing of small delay defects are becoming more important for SoCs. However, fault diagnosis of small delay defects has not been developed. We propose a novel timing-aware method for diagnosing small delay defects with a small computation cost using gate delay fault simulation with the minimum detectable delay, as introduced in the statistical delay quality model. The experimental results show that the proposed method is capable of identifying fault locations for small delay defects with a small computation cost.

Related Papers

• → Via Placement for Minimum Interconnect Delay in Three-Dimensional (3-D) Circuits(2006)13 cited
• → An efficient gate delay model for VLSI design(2007)3 cited
• → Reconfigurable RO-Path Delay Sensor(2018)3 cited
• → On Delay Elements in Boundary Scan Cells for Delay Testing of 3D IC Interconnection(2019)2 cited