Towards efficient multi-level threading of H.264 encoder on intel hyper-threading architectures

Citations Over TimeTop 10% of 2004 papers

Abstract

Summary form only given. Exploiting thread-level parallelism is a promising way to improve the performance of multimedia applications that are running on multithreading general-purpose processors. We describe the work in developing our threaded H.264 encoder. We parallelize the H.264 encoder using the OpenMP programming model, which allows us to leverage the advanced compiler technologies in the Intel/spl reg/ C++ compiler for Intel hyper-threading architectures. After we present our design considerations in the parallelization process, we describe two efficient methods for multilevel data partitioning, which can improve the performance of our multithreaded H.264 encoder. Furthermore, we exploit different options in the OpenMP programming. While one implementation that uses the task queuing model is slightly slower than the other implementation, it is easier to be read than the other one. The results have shown good speedups ranging from 3.74x to 4.53x over the well-optimized sequential code performance on a system of 4 Intel Xeon/spl trade/processors with hyper-threading technology.

Related Papers

• → Fairness and Throughput in Switch on Event Multithreading(2006)56 cited
• → Fairness enforcement in switch on event multithreading(2007)36 cited
• → A Novel Thread Partitioning Approach Based on Machine Learning for Speculative Multithreading(2013)13 cited
• → Technology of Threading of High-length Threads(2011)1 cited
• → Enhanced interleaved multithreaded multiprocessors and their performance analysis(2004)