A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology

Citations Over TimeTop 10% of 2012 papers

Abstract

As exemplified by standards such as OIF CEI-25G, 32G-FC, and next-generation 100GbE, serial link data rates are being pushed up to 25 to 28Gb/s in order to increase I/O system bandwidth. Such speeds represent a near doubling of the state-of-the-art for fully integrated transceivers [1–3]. With scaling no longer providing large gains in device speed, significant design advances must be made to attain these data rates. This paper describes a 28Gb/s serial link transceiver featuring a source-series terminated (SST) driver topology with twice the speed of existing designs, a two-stage peaking amplifier with capacitively-coupled parallel input stages and active feedback, and a 15-tap DFE. The use of capacitive level-shifters allows a single current-integrating summer to drive the parallel paths used for speculating the first two DFE taps.

Related Papers

• → Ultra-high-data-rate 60-GHz CMOS transceiver for future radio access network(2017)6 cited
• → Comparing suitability of sub 1 GHz and WiFi transceivers for RSS-based indoor localisation(2014)1 cited
• → Design of mobile radio transceiver RFICs: current status and future trends(2004)6 cited
• → Separation of overlapping signal in 1999 tomography experiments.(2003)
• → Transceiver design(2017)