Flip Chip Fine Pitch PBGA Yield Study
Additional Conferences (Device Packaging HiTEC HiTEN & CICMT)2011Vol. 2011(DPC), pp. 001829–001856
Abstract
With demands for higher electrical performance of Flip Chip Devices, the combined effect of fine bump pitch and thinner substrates impacts the die to substrate bump interface yield at assembly. This study utilizes Surface Evolver and Monte Carlo simulations to study the effects of bump design, warpage, and die size on bump yield loss. While warpage at solidification temperature proves to be the largest contributor to bump yield loss, there are design parameters that can be adjusted to maximize yield at various warpage and die size profiles.
Related Papers
- → Millimeterwave characteristics of flip-chip interconnects for multi-chip modules(2002)88 cited
- → Flip-Chip Die Attach Technology(2001)2 cited
- → Adopt Advanced RDL Rule to Apply Flip Chip Technology for Next Generation Si Node: Feasibility Study(2013)
- → Mechanical characterization comparison as flip-chip package to fan-out package(2018)
- → Siemens introduces direct die feeder technology for fast, easy placement in chip on board (COB) and flip chip applications(1999)