3D-MAPS: 3D Massively parallel processor with stacked memory

Citations Over TimeTop 1% of 2012 papers

Abstract

Several recent works have demonstrated the benefits of through-silicon-via (TSV) based 3D integration [1–4], but none of them involves a fully functioning multicore processor and memory stacking. 3D-MAPS (3D Massively Parallel Processor with Stacked Memory) is a two-tier 3D IC, where the logic die consists of 64 general-purpose processor cores running at 277MHz, and the memory die contains 256KB SRAM (see Fig. 10.6.1). Fabrication is done using 130nm GlobalFoundries device technology and Tezzaron TSV and bonding technology. Packaging is done by Amkor. This processor contains 33M transistors, 50K TSVs, and 50K face-to-face connections in 5×5mm 2 footprint. The chip runs at 1.5V and consumes up to 4W, resulting in 16W/cm 2 power density. The core architecture is developed from scratch to benefit from single-cycle access to SRAM.

Related Papers

• → Design and implementaton of SRAM macro unit(2017)8 cited
• → Variability-aware 7T SRAM circuit with low leakage high data stability SLEEP mode(2015)12 cited
• → SRAM on-chip monitoring methodology for high yield and energy efficient memory operation at near threshold voltage(2020)2 cited
• → Self-healing integrated circuits/systems in semiconductor nanometer technologies(2020)
• → Performance Modeling Sparse MTTKRP Using Optical Static Random Access Memory on FPGA(2022)