Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs

Citations Over TimeTop 1% of 2006 papers

Abstract

When the response to a test vector is captured by state elements in scan based tests, the switching activity of the circuit may be large resulting in abnormal power dissipation and supply current demand. High supply current may cause excessive supply voltage drops leading to larger gate delays which may cause good chips to fail tests. This paper presents a scalable approach called Preferred Fill to reduce average and peak power dissipation during capture cycles of launch off capture delay fault tests. Experimental results presented for benchmark and industrial circuits demonstrate the effectiveness of the proposed method

Related Papers

• → Reduced complexity test generation algorithms for transition fault diagnosis(2011)20 cited
• → A New ATPG Method for Efficient Capture Power Reduction During Scan Testing(2006)91 cited
• → An efficient test pattern generator for high fault coverage in built-in-self-test applications(2013)12 cited
• → On Improving Defect Coverage of Stuck-at Fault Tests(2005)5 cited
• → Early sample test technique(2010)