Thermal Performance of 3D IC Integration with Through-Silicon Via (TSV)

Citations Over TimeTop 23% of 2012 papers

Abstract

Thermal performance of 3D IC integration is investigated in this study. Emphasis is placed on the determination of a set of equivalent thermal conductivity equations for Cu-filled TSVs with various TSV diameters, TSV pitches, TSV thicknesses, passivation thicknesses, and microbump pads. Also, the thermal behavior of a TSV cell is examined. Furthermore, 3D heat transfer simulations are adopted to verify the accuracy of the equivalent equations. Finally, the feasibility of these equivalent equations is demonstrated through a simple 3D IC integration structure.

Related Papers

• → Evolution, challenge, and outlook of TSV, 3D IC integration and 3d silicon integration(2011)180 cited
• → Overview and Outlook of Three-Dimensional Integrated Circuit Packaging, Three-Dimensional Si Integration, and Three-Dimensional Integrated Circuit Integration(2014)104 cited
• → State-of-the-Art and Trends in Through-Silicon Via (TSV) and 3D Integrations(2010)9 cited
• Evolution, Challenge, and Outlook of TSV (Through-Silicon Via) and 3D IC/Si Integration(2011)
• → On Through Silicon Vias as used in three dimensional integrated circuits(2013)